A Co-Processor Design for an Energy Efficient Reconfigurable Accelerator CMA
نویسندگان
چکیده
منابع مشابه
An Energy-Efficient Reconfigurable Public-Key Cryptography Processor
The ever-increasing demand for security in portable energy-constrained environments that lack a coherent security architecture has resulted in the need to provide energy-efficient algorithm-agile cryptographic hardware. Domain-specific reconfigurability is utilized to provide the required flexibility, without incurring the high overhead costs associated with generic reprogrammable logic. The re...
متن کاملAn Energy Efficient Reconfigurable Public-Key Cryptograhpy Processor Architecture
The ever increasing demand for security in portable, energyconstrained environments that lack a coherent security architecture has resulted in the need to provide energy efficient hardware that is algorithm agile. We demonstrate the feasibility of utilizing domain-specific reconfigurable processing for asymmetric cryptographic applications in order to satisfy these constraints. An architecture ...
متن کاملArea and Energy Efficient Viterbi Accelerator for Embedded Processor Datapaths
Viterbi algorithm is widely used in communication systems to efficiently decode the convolutional codes. This algorithm is used in many applications including cellular and satellite communication systems. Moreover, Serializer-deserializers (SERDESs) having critical latency constraint also use viterbi algorithm for hardware implementation. We present the integration of a mixed hardware/software ...
متن کاملdesigning a reconfigurable accelerator
many of the video processing algorithms cannot be implemented in real time on general computers, due to their computational complexity. for an efficient implementation, a custom hardware that can be reconfigured for the algorithm, is used. in this paper a new acceleration hardware based on fpga elements is proposed. this hardware can be adapted with the processing algorithm through fpga design ...
متن کاملA Novel Reconfigurable Co-Processor Architecture
Back-end processors have been conventionally used for speeding up of only a specific set of compute intensive functions. Such co-processors are, generally, "hardwired" and cannot be used for a new function. In this paper, we discuss the design considerations and parameters of a general purpose reconfigurable co-processor. We also propose architecture of such a co-processor and discuss its imple...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Networking and Computing
سال: 2015
ISSN: 2185-2839,2185-2847
DOI: 10.15803/ijnc.5.1_239